

09/913859

PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

RECEIVED
SEP -9 2002
TECHNOLOGY CENTER 2800

Applicant's or agent's file reference SIEBE96517	FOR FURTHER ACTION See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)	
International application No. PCT/US00/04152	International filing date (day/month/year) 18 February 2000 (18.02.2000)	Priority date (day/month/year) 18 February 1999 (18.02.1999)
International Patent Classification (IPC) or national classification and IPC IPC(7): H02M 7/00, 5/42, 7/04, 7/68, 7/06; G05F 1/613, 3/00, 1/618 and US Cl.: 363/10, 84, 89, 125, 126; 323/231		
Applicant ROBERTSHAW CONTROLS COMPANY		

1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.
2. This REPORT consists of a total of 3 sheets, including this cover sheet.

☐ This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).

These annexes consist of a total of 0 sheets.

3. This report contains indications relating to the following items:

- I ☒ Basis of the report
- II ☐ Priority
- III ☐ Non-establishment of report with regard to novelty, inventive step and industrial applicability
- IV ☐ Lack of unity of invention
- V ☒ Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- VI ☐ Certain documents cited
- VII ☐ Certain defects in the international application
- VIII ☐ Certain observations on the international application

Date of submission of the demand 18 September 2000 (18.09.2000)	Date of completion of this report 31 May 2001 (31.05.2001)
Name and mailing address of the IPEA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230	Authorized officer Bao Vu Telephone No. (703) 308-0956 <i>Gene Paudon</i>

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/US00/04152

I. Basis of the report

1. With regard to the elements of the international application:*

☒ the international application as originally filed.

☒ the description:

pages 2-9 as originally filed

pages NONE, filed with the demand

pages NONE, filed with the letter of _____

☒ the claims:

pages 10-15 as originally filed

pages NONE, as amended (together with any statement) under Article 19

pages NONE, filed with the demand

pages NONE, filed with the letter of _____

☒ the drawings:

pages 1-9 as originally filed

pages NONE, filed with the demand

pages NONE, filed with the letter of _____

☒ the sequence listing part of the description:

pages NONE as originally filed

pages NONE, filed with the demand

pages NONE, filed with the letter of _____

2. With regard to the language, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.

These elements were available or furnished to this Authority in the following language _____ which is:

☐ the language of a translation furnished for the purposes of international search (under Rule 23.1(b)).

☐ the language of publication of the international application (under Rule 48.3(b)).

☐ the language of the translation furnished for the purposes of international preliminary examination (under Rules 55.2 and/or 55.3).

3. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:

☐ contained in the international application in printed form.

☐ filed together with the international application in computer readable form.

☐ furnished subsequently to this Authority in written form.

☐ furnished subsequently to this Authority in computer readable form.

☐ The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.

☐ The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

4. ☒ The amendments have resulted in the cancellation of:

☒ the description, pages NONE

☒ the claims, Nos. NONE

☒ the drawings, sheets/fig NONE

5. ☐ This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**

* Replacement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17).

** Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/US00/04152

V. Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. STATEMENT

Novelty (N)

Claims 1-25

YES

Claims NONE

NO

Inventive Step (IS)

Claims 1-25

YES

Claims NONE

NO

Industrial Applicability (IA)

Claims 1-25

YES

Claims NONE

NO

2. CITATIONS AND EXPLANATIONS (Rule 70.7)

Claims 1-25 meet the criteria set out in PCT Article 33(2)-(4), because the prior art does not teach or fairly suggest the dual output transformerless power supply with a DC output stage responsive to an AC input having a first wave rectifier including at least one diode with regulated DC output exhibiting a first polarity, and including a first voltage regulator having at least one zener diode.

----- NEW CITATIONS -----
NONE



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification⁷:H02M 7/00, 5/42, 7/04, 7/68, 7/06, G05F
1/613, 3/00, 1/618

A1

(11) International Publication Number:

WO 00/49707

(43) International Publication Date:

24 August 2000 (24.08.00)

(21) International Application Number: PCT/US00/04152

(22) International Filing Date: 18 February 2000 (18.02.00)

(30) Priority Data:
60/120,586 18 February 1999 (18.02.99) US(71) Applicant (for all designated States except US):
ROBERTSHAW CONTROLS COMPANY [US/US];
2809 Emerywood Parkway, Richmond, VA 23261-6544
(US).

(72) Inventor; and


(75) Inventor/Applicant (for US only): MOMBER, Gregory, J.
[US/US]; 7129 Peach Ridge Road, Grand Rapids, MI 49504
(US).(74) Agents: MARTIN, Terrence; Invensys, Intellectual Property
Department, B52-1J, 33 Commercial Street, Foxboro, MA
02035 (US) et al.

(81) Designated States: CA, MX, US.

Published

With international search report.

(54) Title: TRANSFORMLESS POWER SUPPLY, DUAL POSITIVE OR DUAL NEGATIVE SUPPLIES



(57) Abstract

The positive half-cycle for an AC input signal is applied to wave rectifier (20, 22), a filter and a voltage regulator (30, 31) for generating a dc output signal. The ac input signal is also applied to a transistor (50) in either the common emitter or common source configuration which shifts the ac input signal by 180 degrees. This signal is then applied to another rectifier (21, 23) for converting the shifted ac input signal into a pulsating dc output signal. The final stage for the second output stage is also a voltage regulator (32, 33), i.e., two series zener diodes. The transformless power supply produces either a dual positive or dual negative dc voltage supply. In addition, the voltage supply circuits may include a relay voltage, which may be controlled by a control circuit.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

TRANSFORMERLESS POWER SUPPLY, DUAL POSITIVE OR DUAL NEGATIVE SUPPLIES

BACKGROUND OF THE INVENTION

5

1. Field of the Invention

The present invention relates to a transformerless direct current (dc) power supply. More particularly, this invention is directed to a circuit for being interconnected to a high voltage alternating current (ac) supply producing either a dual positive or a dual negative dc power supply.

10

2. Description of the Related Technology

Transformerless capacitor arrangements for creating a low voltage direct current source are well known in the field of power supplies. One simple example is the half-wave voltage doubler consisting of two diodes and two capacitors. The circuit is shown in FIG. 7, along with its voltage source, load resistance and voltage regulator.

15

The operation of the half-wave doubler is easy to understand. During the negative alterations of the ac input, diode (126) is reversed biased and diode (127) is forward biased by the ac input signal polarity. Capacitor (143) is charged until its plate-to-plate voltage is equal to the source voltage. At the same time, capacitor (144) is discharging through the load resistance.

20

When the ac input polarity reverses, diode (127) is off. Capacitor (143) is charged to the peak value of $V_{L1(PK)}$ and the source voltage now acts as a series-aiding source. Thus, capacitor (144) is charged to the sum of the series of the peak voltages, $2 V_{L1(PK)}$.

25

When V_s returns to its original polarity, diode (126) is again turned off. Once diode (126) is off, the only charge path for capacitor (144) is through the load resistance. Normally, the time constant of this current circuit will be such that capacitor (144) has little time to lose any of its charge before the input reverses polarity again. In other words, during the negative

alteration of the input, capacitor (144) will be discharged slightly. Then, during the positive alterations, diode (126) is turned on and capacitor (144) recharges until its plate-to-plate voltage again equals $2V_{L1(PK)}$.

Since capacitor (144) barely discharged between input cycles, the output wave-form of the half-wave voltage doubler closely resembles that of a filtered half-wave rectifier. Typical input and output waveforms for a half-wave voltage doubler are shown in FIG. 6. As the figure shows, the circuit will have a dc output voltage and a ripple voltage that closely resembles the output from a filtered rectifier. The dc output voltage is approximated as

$$V_{dc} \approx 2 V_{L1(PK)}$$

The output ripple voltage is calculated using the same process that was used for the filtered half-wave rectifier.

$$V_r \approx \frac{I_L t}{C}$$

where V_r = ripple voltage peak-to-peak

I_L = dc load current

t = time between charging peaks

C = capacitance

Incidentally, if the directions of diodes 126 and 127 are reversed, the result is a negative half-wave voltage doubler.

One application for the voltage multiplier can be seen in a basic dual-polarity dc power supply. A dual-polarity supply is one that provides both a positive and a negative dc output voltage. One such supply is shown in FIG. 8. Thus, point A will be positive with respect to ground and point B will be negative with respect to ground. Note that the two dc output voltages will be approximately equal to the magnitude of $V_{L1(PK)}$. For example, if $V_{L1(PK)}$ is 24 V_{pk}, the power supply will have outputs that are approximately equal to +24 V_{dc} and -24 V_{dc}. Conventional transformerless capacitor arrangements produce one negative and one positive supply thus requiring more energy. These supplies are exemplified in U.S. Patent No.

5,440,443 and U.S. Patent No. 5,365,146, the disclosures of which are incorporated herein by reference. It is the Applicant's belief that the prior art has not used a transformerless capacitor arrangement for converting either the positive or negative supply to the opposite polarity.

SUMMARY OF THE INVENTION

5 The present invention provides a dual positive or a dual negative output power supply instead of the traditional one positive and one negative output supply. The direct current (dc) power supply unit has a transformerless capacitor arrangement for creating a first low voltage dc output and a second low voltage dc output from an alternating current (ac) power supply
10 wherein the second dc output has the same plurality of the first dc output. Inverting the polarity is accomplished by a transistor in either the common emitter configuration or the common source configuration.

In another embodiment, a relay voltage may be provided that may be controlled by a microprocessor.

15 An object of the invention is to provide a circuit that delivers two positive or two negative power supply voltages as opposed to the single negative and single positive power supply previously disclosed.

It is an object of the present invention to cost effectively simulate the power generated from a full wave rectifier circuit.

20 It is an object of the present invention to provide a low power source for electronic controls.

It is an object of the present invention to provide a safety feature for a power supply.

BRIEF DESCRIPTION OF THE DRAWINGS

25 FIG. 1 shows the details of the circuit during the positive-half line cycle.

FIG. 2 shows the details of the circuit during the negative-half line cycle.

FIG. 3 shows the details of the circuit during the positive-half when capacitor voltage reaches the zener threshold.

FIG. 4 shows the details of the circuit during the negative-half when capacitor voltage reaches the zener threshold.

FIG. 5A shows a dual negative supply.

FIG. 5B shows a dual positive supply.

FIG. 5C shows an alternate dual negative supply.

FIG. 5D shows an alternate dual positive supply.

FIG. 6 shows typical input and output waveforms for a half-wave voltage doubler.

FIG. 7 shows a prior art power supply.

FIG. 8 shows a prior art dual power supply.

FIG. 9 shows another embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A power supply can be broken down into three circuit groups: rectifier, filter and voltage regulator. In the first group, an alternating current (ac) input signal is applied to a rectifier circuit for converting the ac input signal into a pulsating direct signal (dc) output signal. This pulsating dc output signal is then applied to a filter circuit to reduce the variations in the dc voltage. The final stage is the voltage regulator circuit which is used to maintain a constant output signal.

According to an advantageous feature of the invention, an ac input signal may be applied to a first wave rectifier for a positive-half cycle of the ac input signal to produce a pulsating dc output signal. The output signal of the first wave rectifier may then be applied to a first filter and a first voltage regulator (*e.g.*, one zener diode or two series zener diodes) to produce a first power supply. During the negative-half cycle of the ac input signal, a transistor in either a common emitter or common source configuration may be used to shift the ac input signal by 180 degrees. This shifted voltage is then applied to a second rectifier for converting the shifted ac input signal into a pulsating dc output signal. The shifted pulsating dc output signal is applied to a second filter to reduce the variations in the signal. Finally, the output of the second filter is applied to a second voltage regulator (*e.g.*, one zener diode or two series

zener diodes) to produce a second power supply. The second power supply will have the same polarity as the first power supply.

FIG. 5A shows the operation of the above embodiment. FIGS. 1-4 break down the operation of FIG. 5A into half cycles of the input ac input signal (*i.e.*, positive-half cycle and negative-half cycle). FIGS. 1-4 only show the active components of the circuit during the particular half cycle.

FIG. 1 shows the positive-half of an ac input signal during the first few cycles of the ac input signal (*i.e.*, when the voltage at L_1 (1) is positive). On the positive-half cycle, diode (20) will conduct current that flows through capacitor (41), diode (22), resistor (11), and then back to neutral (2). The voltage that is developed across capacitor (41) (approximately 7 v/step in this case) is a function of the value of capacitor (40) and capacitor (41) and the number of iterations (each cycle) that this process undergoes. For the first few cycles of the ac input signal, zener diodes (30 and 31) are not active components in the circuit and only become active after the capacitor voltage reaches the zener threshold as seen in FIG. 3. Furthermore, during the positive-half cycle of the ac input signal, transistor (50) will be in the off state.

FIG. 2 shows the active components of the embodiment when the voltage at L_1 (1) is negative. During the negative-half cycle of the ac input signal, diode (23) may conduct current that flows into capacitor (43), through resistor (11) and then back to neutral (2). The voltage that is developed across capacitor (43) (approximately 1.5 v/step in this case) is a function of the values of capacitors (40 and 42) and the number of iterations that this process undergoes. For the first few cycles of the ac input signal, zener diodes (32 and 33) may not be active components in the circuit. As shown in FIG. 4, the zener diodes become active after the capacitor voltage reaches the zener threshold. The transistor (50) will be turned on as soon as the line voltage goes negative and when this occurs, capacitor (41) is then discharged into capacitor (42). The discharge path is: transistor (50) collector to emitter, to resistor (12), to capacitor (41), to diode (21), and to capacitor (42). This results in a voltage reversal at the anode of diode (21). This process will continue until the voltage on capacitor (42) is equal to the combined zener voltages of zener diode (30) and zener diode (31). The values of resistor

(13) and resistor (14) determine the actual voltage threshold for transistor (50), and resistor (12) is present to limit the collector current to some tolerable level. In FIG. 5A (for dual negative supplies) and FIG. 5B (dual positive supplies), transistor (50) is shown in the common emitter configuration. FIG. 5C (dual negative supplies) and 5D (dual positive supplies) show transistor (50) in the common source configuration.

The end result is the circuit may deliver two positive or two negative power supplies as opposed to the single negative and single positive power supply disclosed as prior art.

In another embodiment of the invention, a dual positive or dual negative power supply circuit may include a relay voltage (V_r), which may be controlled by a microprocessor to provide a safety feature for an electronic device. The relay voltage may be used to power additional circuits, which require insulation from component faults. For example, the relay voltage may be used to power a gas valve. If the gas valve is unintentionally activated, a fire may inadvertently occur.

In FIG. 9, an embodiment of the invention is shown with dual positive power supplies. The component values shown in FIG. 9 are for illustrative purposes only and are not intended to limit the disclosure. Dual negative power supplies may be provided similar to the previous embodiments by simple component modifications.

FIG. 9 shows an embodiment of the invention that is similar to the embodiment shown in FIG. 5B with the exception of R_4 and R_5 . In FIG. 5B, during the negative-half cycle of the ac input signal, R_4 and R_5 appropriately cycled Q_1 to develop voltage on C_3 , in order to provide a second positive voltage supply, which may be the same polarity as the first supply voltage. In the embodiment of FIG. 9, R_4 and R_5 (FIG. 5B) may be replaced with a level shifter circuit including the following elements: R_5 , R_6 , R_7 , R_{47} , Q_9 AND Q_2 . In addition, for safety, D_5 and R_8 may be added to provide a line synchronization to a microprocessor (not shown). This configuration allows a microprocessor to directly control this portion of the power supply. When the microprocessor controls this portion of the circuit, the power supply may be directly inhibited to prevent any voltage from building at relay supply voltage V_r . If the relay supply voltage is inhibited, a single component fault (e.g., shorted drive transistor connected to the

relay coil) will not cause the relay to activate without permission from the microprocessor. Furthermore, the relay voltage may be disabled by leaving Q_1 continuously activated.

In FIG. 9, line voltage (L_1) may be connected to reactive element C_1 ($2.7 \mu\text{F}$ 250V) to provide a voltage drop in the supply and to introduce a $+90^\circ$ current phase shift. Resistor R_{46} ($1.0\text{M}\Omega$ 0.25W) may be connected in parallel with C_1 to dissipate any charge remaining when power is removed. C_1/R_{46} may then be connected to current limiting resistors R_1 and R_2 (27Ω 1W each). Note that R_2 is in series with neutral. This is followed by shunt capacitor C_{12} ($0.047 \mu\text{F}$ 100V) and series inductor L_1 ($560\mu\text{H}$) for noise filtering. The filter's output may then be fed to rectifier diodes D_1 , D_2 , D_4 , and D_5 (1N4007 each), and is also sent to the line sync circuit.

Similar to the previous embodiments, during negative half-cycles of the ac input signal, the signal may be applied to the rectifier circuit, diodes D_2 and D_4 . The diodes conduct to charge filter capacitor C_5 ($100\mu\text{F}$ 63V). The voltage may be limited or regulated by a series string of zener diodes Z_3 , Z_4 , and Z_5 (18V 1N4746 each) connected across D_4 and C_5 . The output of the voltage regulator circuit, Z_3 , Z_4 , and Z_5 , may be a first dc output voltage exhibiting a first polarity.

During positive half-cycles of the input signal, diode D_1 conducts to charge filter capacitor C_2 ($100\mu\text{F}$ 16V). The voltage across C_2 may be clamped or regulated by a voltage regulator, shunt zener diode Z_1 and Z_6 (5.1V 1N4733A each). This node may then be fed through resistor R_3 (22Ω 0.25W) to shunt zener diode Z_2 (5.1V 1N5993), which results in a regulated 5 Vdc (V_{cc}), a second dc output voltage with the same polarity as the first dc output voltage. V_{cc} may be used by the microprocessor and other related circuitry.

In this embodiment, a relay supply voltage (V_R) may be established during positive half-cycles of the ac input signal by transferring a charge from capacitor C_5 to C_4 ($470\mu\text{F}$ 63V) through diode D_3 (1N4007) and resistor R_4 (51Ω 0.25W). The circuit may be completed by turning on transistor Q_1 (MPSA06) to provide a return path to C_5 . Q_1 may be controlled by a microprocessor (not shown) through the level shifter made up of transistors Q_2 (2N2907) and Q_9 (MPSA56) along with resistors R_5 (1.5Ω 0.25W), R_6 (47Ω 0.25W), R_{47} ($47\text{k}\Omega$ 0.25W), R_{45} ($470\text{k}\Omega$ 0.25W), and R_7 ($470\text{k}\Omega$ 0.25W). Furthermore, the relay voltage may be disabled by

leaving Q_1 continuously activated. The microprocessor must provide a signal to Q_2 for V_R to develop voltage. If the microprocessor fails to provide a synchronized signal to Q_2 , the relay voltage will not develop.

The microprocessor may require synchronization with the incoming signal to properly operate the circuit. If the line synchronization is lost, the control will lock out. The line sync circuit generates a logic level square wave at line frequency. This signal may be used by the microprocessor and other circuitry for synchronization.

The input of the line synch section is connected to the output of the power supply's front end. Then diode D_5 (LN4007) rectifies the ac signal such that the current flows only for positive-half cycles of the input signal. D_5 is followed by R_8 ($16k\Omega$ 0.25W), which is then connected to pull-down resistor R_9 (47Ω 0.25W) (not shown).

The junction of R_8 and R_9 may be connected to the microprocessor, where input clamping diodes will limit the peak voltage to one diode drop above +5V. This voltage may also be fed to other circuitry.

I claim:

- 1 1. A dual output transformerless power supply comprising:
 - 2 a first dc output stage responsive to an ac input, having a first wave rectifier including
 - 3 at least one diode with a regulated dc output exhibiting a first polarity, and including a first
 - 4 voltage regulator having at least one zener diode; and
 - 5 a second dc output stage responsive to said ac input, having a second wave rectifier
 - 6 including at least one diode with a regulated dc output inverted to said first polarity, and
 - 7 including second voltage regulator having at least one zener diode.
- 1 2. A dual output transformerless power supply, according to claim 1, wherein said second dc
- 2 output stage further comprises:
 - 3 an inverter connected to said second wave rectifier.
- 1 3. A dual output transformerless power supply, according to claim 1, wherein said second dc
- 2 output stage further comprises:
 - 3 an inverter which includes a transistor connected to said second wave rectifier.
- 1 4. A dual output transformerless power supply, according to claim 1, wherein said second dc
- 2 output stage further comprises:
 - 3 an inverter which includes a transistor in a common emitter configuration connected
 - 4 to said second wave rectifier.

1 5. A dual output transformerless power supply, according to claim 1, wherein said second dc
2 output stage further comprises:

3 an inverter which includes a transistor in a common source configuration connected to
4 said second wave rectifier.

1 6. A dual output transformerless power supply, according to claim 1, further comprising:

2 a first capacitor connected to said first dc output stage; and

3 a second capacitor connected to said second dc output stage.

1 7. A dual output transformerless power supply, according to claim 1, wherein:

2 said first voltage regulator circuit is connected to said first wave rectifier; and

3 said second voltage regulator circuit is connected to said second wave rectifier.

1 8. A dual output transformerless power supply, according to claim 1, further comprising:

2 said first voltage regulator circuit connected to said first wave rectifier having one or
3 more zener diodes in series connected to a first filter; and

4 said second voltage regulator circuit connected to said second wave rectifier having one
5 or more zener diodes in series connected to a second filter.

1 9. A dual output transformerless power supply, according to claim 1, further comprising:

2 said first voltage regulator circuit connected to said first wave rectifier having a first and
3 second zener diode in series; and

4 said second voltage regulator circuit connected to said second wave rectifier circuit
5 having a first and second zener diode in series.

1 10. A dual output transformerless power supply, according to claim 1, further comprising:

2 a first capacitor connected to the output of said first wave rectifier; and

3 a second capacitor connected to the output of said second wave rectifier.

1 11. A dual output transformerless power supply, according to claim 1, further comprising:

2 a relay voltage which is controlled by a microprocessor.

1 12. A dual output transformerless power supply, according to claim 11, wherein the

2 microprocessor is controlled by a level shifter circuit.

1 13. A dual output transformerless power supply comprising:

2 first means for rectifying an ac input generating a first dc output signal having a first
3 polarity;

4 second means for rectifying an ac input generating a second dc output signal having
5 said first polarity.

1 14. A dual output transformerless power supply, according to claim 13, further comprising:
2 means for inverting said second dc output signal.

1 15. A dual output transformerless power supply, according to claim 13, further comprising:
2 means for shifting said ac input 180 degrees for input into said second means for
3 rectifying.

1 16. A dual output transformerless power supply, according to claim 13, further comprising:
2 first means for filtering said first dc output signal.

1 17. A dual output transformerless power supply, according to claim 13, further comprising:
2 second means for filtering said second dc output signal.

1 18. A dual output transformerless power supply, according to claim 16, further comprising:
2 second means for filtering said second dc output signal.

1 19. A dual output transformerless power supply, according to claim 13, further comprising:
2 first means for voltage regulation of said first dc output signal.

1 20. A dual output transformerless power supply, according to claim 13, further comprising:
2 second means for voltage regulation of said second dc output signal.

1 21. A dual output transformerless power supply, according to claim 19, further comprising:
2 second means for voltage regulation of said second dc output signal.

1 22. A dual output transformerless power supply comprising:
2 first means for rectifying an ac input generating a first dc output signal having a first
3 polarity;
4 first means for filtering said first dc output signal connected to said first means for
5 rectifying;
6 first means for voltage regulation connected to said means for filtering;
7 second means for rectifying an ac input generating a second dc output signal having
8 said first polarity;
9 second means for filtering said second dc output signal connected to said second means
10 for rectifying;
11 second means for voltage regulation connected to said second means for filtering;
12 means for inverting connected to said second means for voltage regulation.

1 23. A method for providing a dual output transformerless power supply comprising the steps
2 of:
3 converting an ac input signal during a first half-cycle to a first dc output with a first
4 polarity;
5 converting the ac input during a second half-cycle to a second dc output with the same
6 polarity as the first dc output.

1 24. A method for providing a dual output transformerless power supply, according to claim
2 23, further comprising the step of:
3 providing a relay voltage.

1 25. A method for providing a dual output transformerless power supply, according to claim
2 24, further comprising the step of:
3 controlling the relay voltage with a control circuit.




Figure 1




Figure 3




Figure 2




Figure 4




Figure 5a




Figure 5b




Figure 5c




Figure 5 d




Figure 6




Figure 7
PRIOR ART




Figure 8
PRIOR ART




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US00/04152

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H02M 7/00, 5/42, 7/04, 7/68, 7/06; G05F 1/613, 3/00, 1/618
US CL : 363/10, 84, 89, 125, 126; 323/231

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 363/10, 84, 89, 125, 126; 323/231

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
EAST

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6,014,325 A (PECORE) 11 January 2000, (11.01.00), see abstract and column 7, lines 1-35, and figure 2-4.	1-25
A	US 4,982,318 A (MAEBA et al) 01 January 1991 (01.01.91), see abstract and figures 1-3.	1-25
A	US 4,626,697 A (NELSON) 02 December 1986 (02.12.86), see abstract and figure 1 and column 3, lines 23-65.	1-25
A	US 3,145,305 A (LEVY) 18 August 1964 (18.08.64), see figures 1-5 and column 2, lines 19-52.	1-25

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

05 April 2000 (05.04.2000)

Date of mailing of the international search report

26 APR 2000

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

Peter S. Wong

Telephone No. (703) 308-0956